



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/964,805	09/28/2001	Brad A. Barmore	2207/12557	3672
7590 03/30/2004			EXAMINER	
Crystal D. Sayles C/O BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP 12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025			THAI, XUAN MARIAN	
			ART UNIT	PAPER NUMBER
			DATE MAILED: 03/30/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	*					
1	Application No.	Applicant(s)				
	09/964,805	BARMORE, BRAD A.				
Office Action Summary	Examiner	Art Unit				
	XUAN M. THAI	2111				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above, is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 28 Se	eptember 2001.					
	action is non-final.					
,						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
Disposition of Claims						
4) ☐ Claim(s) 1-22 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-22 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	vn from consideration.					
Application Papers						
9)☐ The specification is objected to by the Examine 10)☒ The drawing(s) filed on 28 September 2001 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11)☐ The oath or declaration is objected to by the Ex	are: a)⊠ accepted or b)⊡ object drawing(s) be held in abeyance. See ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage				
Attachment(s)	" □	(DTO 442)				
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4)					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal P 6) Other:	atent Application (PTO-152)				

Art Unit: 2111

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-22 are rejected under 35 U.S.C. 102(e) as being anticipated by Lehwalder et al. (USPN 6,609,170; Lehwalder)

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

As per claim 1, Lehwalder discloses a riser comprising: a plurality of riser codecs (21a-c); and an adaptive initialization module (signal control circuit) coupled to the riser codecs, the initialization module to configure (col. 4, lines 47-67) the riser codecs when the riser is connected to a motherboard having a codec controller (4) and a primary codec (20); said initialization module to automatically select between a first multi-codec configuration and a second multi-codec configuration based on a codec support capability of the codec controller (col. 4, lines 62-67).

Art Unit: 2111

As per claim 2, Lehwalder discloses the riser of claim 1 wherein the first multi-codec configuration is a two-codec configuration (2 secondary codecs) and the second multi-codec configuration is a three-codec configuration (3 secondary codecs).

As per claim 3, Lehwalder discloses the riser of claim 2 wherein the initialization module includes: a detection module (e.g. routing module) to monitor a status of a signal (e.g. reset signal; or Presence indicator); and an address controller (ID Decoder module) coupled to the detection module and the riser codecs; said address controller to select a two-codec address structure when the signal status indicates that the codec controller supports up to two codecs and a three-codec address structure when the signal status indicates that the codec controller supports up to three codecs (col. 9, lines 10-45).

As per claim 4, Lehwalder discloses the riser of claim 3 wherein the signal status indicates whether data is to be delivered from the primary codec to the codec controller in a two-codec configuration (col. 9, lines 47-65).

As per claim 5, Lehwalder discloses the riser of claim 3 wherein the three-codec address structure includes: a first address corresponding to the primary codec; a second address corresponding to a first riser codec; and a third address corresponding to a second riser codec (e.g. col. 9, lines 10-65).

Art Unit: 2111

As per claim 6, Lehwalder discloses the riser of claim 3 wherein the initialization module further includes an enabling mechanism (Reset signal) coupled to the primary codec, the enabling mechanism to disable the primary codec when the codec controller supports up to two codecs.

As per claim 7, Lehwalder discloses the riser of claim 6 wherein the two-codec address structure includes: a first address corresponding to a first riser codec; and a second address corresponding to a second riser codec (e.g. col. 9, lines 10-65).

As per claim 8, Lehwalder discloses the riser of claim 2 further including: a printed wiring board (e.g. motherboard) electrically connecting the riser codecs to the initialization module; and a connector (connector 5) coupled to the printed wiring board, the connector enabling electrical communication between the riser and the motherboard (figs. 1-2).

As per claim 9, Lehwalder discloses the riser of claim 8 wherein the connector has a data delivery pin, the data delivery pin enabling the initialization module to determine the codec support capability of the codec controller (presence indicator; fig. 2).

As per claim 10, Lehwalder discloses an adaptive initialization module, the initialization module comprising: a detection module (routing module; col. 8, lines 47-67) to monitor a status of a signal; and an address controller (ID decoder module) coupled to the detection module; said address controller to select a two-codec address structure when the signal status indicates

Art Unit: 2111

that the codec controller supports up to two codecs and a three-codec address structure when the signal status indicates that the codec controller supports up to three codecs (col. 4, lines 60-67).

As per claim 11, Lehwalder discloses the initialization module of claim 10 wherein the signal status indicates whether data is to be delivered from a primary codec to the codec controller (presence indicator; signals whether the primary codec is enabled or not so as to send signals to the controller; fig. 2).

As per claim 12, Lehwalder discloses the initialization module of claim 10 wherein the three-codec address structure includes: a first address corresponding to the primary codec (col. 7, lines 38-39); a second address corresponding to a first riser codec (e.g. col. 7, lines 39-45); and a third address corresponding to a second riser codec (e.g. col. 7, lines 39-45).

As per claim 13, Lehwalder discloses the initialization module of claim 10 further including an enabling mechanism (Reset signal) coupled to the primary codec, the enabling mechanism to disable the primary codec when the codec controller supports up to two codecs (e.g. col. 9, lines 10-45).

As per claim 14, Lehwalder discloses the initialization module of claim 13 wherein the two-codec address structure includes: a first address corresponding to a first riser codec (first secondary codec); and a second address corresponding to a second riser codec (second secondary codec).

Application/Control Number: 09/964,805 Page 6

Art Unit: 2111

As per claim 15, Lehwalder discloses a riser (2) comprising: a plurality of riser codecs (fig. 2); a detection module (routing module) to monitor a status of a signal where the signal status indicates whether data is to be delivered from a primary codec to a codec controller (presence indicator; signals whether the primary codec is enabled or not so as to send signals to the controller; fig. 2); an address controller (ID decode module) coupled to the detection module and the riser codecs, said address controller to select a two-codec address structure (2 secondary codecs) when the control signal indicates that the codec controller supports up to two codecs (primary on the motherboard is disabled) and a three-codec address structure (3 secondary codecs; when the primary on the motherboard is enabled) the control signal indicates that the codec controller supports up to three codecs; a printed wiring board (motherboard) electrically connecting the riser codecs to the detection module and address controller (figs. 1 and 2); and a connector (connector 5) coupled to the printed wiring board, the connector enabling electrical communication between the riser and a motherboard (col. 9, lines 10-65).

As per claim 16, Lehwalder discloses the riser of claim 15 wherein the connector has a data delivery pin (presence indicator), the data delivery pin enabling the riser to determine a codec support capability of the codec controller (presence indicator; signals whether the primary codec is enabled or not so as to send signals to the controller; fig. 2).

As per claim 17, Lehwalder discloses a method of configuring a plurality of riser codecs, the method comprising: monitoring a status of a signal where the signal status indicates

Art Unit: 2111

whether data is to be delivered from a primary codec to a codec controller; (presence indicator; signals whether the primary codec is enabled or not so as to send signals to the controller; fig. 2); selecting a two-codec address structure (2 secondary codecs) when the signal status indicates that the codec controller supports up to two codecs; and selecting a three-codec address structure (3 secondary codecs) when the signal status indicates that the codec controller supports up to three codecs (e.g. col. 10-65).

As per claim 18, Lehwalder discloses the method of claim 17 further including determining whether a data delivery pin of a connector (5) is terminated (presence indicator; disabled), the connector coupling a riser containing the riser codecs to a motherboard containing the primary codec and the codec controller (fig. 2).

As per claim 19, Lehwalder discloses the method of claim 17 further including: placing the primary codec at a first address (e.g. 00); placing a first riser codec at a second address (e.g. 01); and placing a second riser codec at a third address (e.g. 10).

As per claim 20, Lehwalder discloses the method of claim 17 further including: disabling the primary codec (hold in reset; fig. 2); placing a first riser codec at a first address (primary; 00); and placing a second riser at a second address (secondary 01; col. 9, lines 10-45).

As per claim 21, Lehwalder discloses a computer-readable storage medium storing a set of instructions (BIOS), the set of instructions capable of being executed by a processor to

Art Unit: 2111

configure a plurality of riser codecs, the method comprising: monitoring a status of a signal where the signal status indicates whether data is to be delivered from a primary codec to a codec controller (presence indicator signal); selecting a two-codec address structure (2 secondary codecs) when the signal status indicates that the codec controller supports up to two codecs; and selecting a three-codec address structure (3 secondary codecs) when the signal status indicates that the codec controller supports up to three codecs (e.g. col. 9, lines 10-67).

As per claim 22, Lehwalder discloses the computer-readable storage medium of claim 21 wherein the method further includes determining whether a data delivery pin of a connector (5) is terminated (disabled), the connector coupling a riser (2) containing the riser codecs (21a-c) to a motherboard (1) containing the primary codec (20) and the codec controller (4; fig. 2).

Conclusion

- 3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See attached Form PTO-892.
- 4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to XUAN M. THAI whose telephone number is 703-308-2064. The examiner can normally be reached on Monday to Friday from 8:30 A.M. to 5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 9

Art Unit: 2111

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

XUAN M. THAI Primary Examiner Art Unit 2111

XMT